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Abstract — 
The efficiency of power optimization tools depends on 
information on design power provided by the power estima-
tion models. Power models targeting different power groups 
can enable fast identification of the most power consuming 
parts of design and their properties. The accuracy of these 
estimation models is highly dependent on the accuracy of 
the method used for their characterization. The highest pre-
cisión is achieved by using physical on-board measurements. 
In this work, we present a measurement methodology that 
is primarily aimed at calibrating and validating high-level 
dynamic power estimation models. The measurements have 
been carefully designed to enable the separation of the in-
terconnect power from the logic power and the power of the 
clock circuitry, so that each of these power groups can be 
used for the corresponding model validation. The standard 
measurement uncertainty is lower than 2% of the measured 
valué even with a very small number of repeated measure-
ments. Additionally, the accuracy of a commercial low-level 
power estimation tool has been also assessed for comparison 
purposes. The results indícate that , the tool is not suitable 
for power estimation of data path oriented designs. 
Index Terms—FPGA, power, measurements, high-level. 
I. INTRODUCTION 
POWER estimation models serve to accelerate power optimization process by providing power estimates 
without a need of implementing the design and measur-
ing its power. 
The following equation is used for estimating the dy-
namic power of a gate or a connection line: 
P = a-CrVd2d-f (1) 
where a (referred to as switching activity) is the average 
number of 0 —> 1 transitions in one clock-cycle, C¡ is the 
load capacitance, V¿¿ is the power supply voltage, and / 
is the clock frequency. 
The valué of the power supply is usually ñxed and con-
stant, and the clock frequency is deñned for each speciñc 
design. The switching activity can be determined from 
design simulations. Therefore, only the load capacitance 
remains unknown for power estimation. According to the 
features of this parameter, dynamic power can be divided 
into three components: the power of the clock circuitry 
(with dedicated routing resources), the logic power con-
sumed in the functional units and memories (where the 
load capacitances correspond to the loads driven by the 
outputs of the logic gates), and the power of the inter-
connects between the units (where the load capacitance 
depends on the type and length of the wires). 
In this work we consider the power estimation of Field-
Programmable Gate Arrays (FPGAs). FPGAs and appli-
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catión speciñc hardware (ASICs) are the most commonly 
used implementation médiums that can achieve circuits 
with high processing rates. In particular, FPGAs have be-
come an attractive solution for various embedded designs 
due to their ability for reconñguration and signiñcantly 
lower cost compared to ASICs. 
Since FPGAs are conñgured at the transistor level. 
power estimation is based on a gate-level approach rather 
than the instruction-level approach that is often used in 
microprocessors ([1], [2], [3]). FPGAs do not have a ñxed 
structure as microprocessors do (processor, memory and 
signal bus), as the design architecture depends on each 
application. This indicates a need for different power mea-
surement techniques aimed at measuring the power of logic 
components and the connections between them. 
FPGAs are available only in a closed form to the users. 
(i.e. in a device package). This means that their electri-
cal structure is hidden from the outside world. The only 
way to sepárate the power of different elements inside the 
chip is to know their capacitances. There are two different 
ways for obtaining these valúes: from the low-level tools 
provided by the chip vendors, or through a methodology 
based on on-board power measurements. 
There few low-level tools designed for commercial 
FPGAs, and the most widely used are XPower from Xil-
inx [4] and PowerPlay from Altera [5]. These tools provide 
a detailed power breakdown of a design based on the re-
source capacitance, resource utilization and data switching 
activity [6]. However, a signiñcant difference has been re-
ported when the estimates obtained from these tools have 
been compared to physical measurements [7], [8]. Ad-
ditional problems are encountered when complex designs 
with many signáis are to be modelled, as these tools require 
lar ge amounts of memory and long execution times. As a 
result, it is preferred that the power estimation models are 
characterized by on-board measurements. 
In this work, we present a measurement system that is 
designed for FPGAs in order to facilitate the separation of 
the static power, the clock power, the power of the global 
interconnects and the power consumed in the logic. The 
separation of different power groups is important since it 
allows for the optimization techniques to localize the most 
consuming parts of the design, determine the nature of 
their power (whether they belong to the logic, clock or in-
terconnect group) and apply the corresponding optimiza-
tion steps. The methodology is adapted to the special fea-
tures of FPGAs such as the existence of several different 
types of wires, programmable switch matrices used for es-
tablishing connections between the wires, limited number 
of routing resources, etc. These features lead to a more dif-
ficult power separation when compared to the power mea-
surements in ASICs. The power of interconnects is more 
accessible in ASICs as it can be directly related to the wire 
length and the number of routing resources is unlimited. 
The Xilinx Virtex II Pro device XC2VP30 that ñrst ap-
peared on the market in 2002 has been selected as target 
platform. The methodology presented here can be easily 
extended in order to consider the most recently released 
high-speed FPGA devices, as their structure is built upon 
the Virtex II Pro device architecture. 
The main features of this work are the following: 
• The measurement system is designed so as to eliminate 
input vector generation power. 
• A tool developed in C + + is capable of extracting the 
exact number and type of the wires used for design 
Ínterconnections from design ñles. 
• The effective wire capacitances are obtained through 
measuring power of simple designs in many scenarios. 
• The measurement system provides precise measured 
power valúes. The standard measurement uncertainty 
is found to be below 2% of the measured valué. 
• A thorough analysis is performed in order to ex-
plore the accuracy of XPower over all different power 
groups. Although the tool is more user-friendly it 
lacks the accuracy required for model validation. 
The paper is organized as follows. Section II highlights 
the previous work on physical power measurements. Sec-
tion III describes the measurement methodology followed 
by its implementation in Section IV. Experimental results 
are presented in Section V and conclusions in Section VI. 
II. RELATED WORK 
On-board power measurements of FPGAs have been 
used for many different purposes, from the analysis of 
power distribution over different elements [6], [9], to the 
influence of the design architecture features on power [8]. 
[10], and the characterization and veriñcation of the power 
estimation models [7], [11], 
Dynamic power consumption is analyzed in Virtex II [9] 
and Virtex 4 [6] devices by extracting the effective capaci-
tance of all the resources through simulations and measure-
ments. The aim of the work in [9] is to better understand 
where power is consumed in FPGAs, while the work in [6] 
presents a methodology for pre-silicon dynamic power es-
timation of FPGA-based designs. These approaches have 
some similarity to the approach presented here regarding 
the extraction of the effective wire capacitances. However, 
as they have access to the proprietary information on the 
chip layout, they rely on transistor level simulations to ob-
tain the effective capacitances of all the resources. On the 
other hand, the approach presented here is available to any 
user as the power valúes are measured directly. Also, the 
input vectors are loaded from another board. Furthermore, 
the description of the tool used to extract resource usage 
after place-and-route is conñdential in [6], [9], whereas a 
detailed description of our tool is included in Section IV-C. 
A high-level power estimation model of Xilinx FPGA 
embedded memories is presented in [7], [11]. The model 
uses a set of architectural and algorithmic parameters. 
where the coefficients standing by the parameters are ob-
tained through curve ñtting over measured power valúes. 
Signiñcantly a máximum error of 132% is reported in the 
estimates provided by XPower, for the implementation of 
a FIR ñlter in Virtex II Pro and Virtex E devices. 
The work in [10] analyzes the impact of pipelining on 
power consumption in both Xilinx and Altera FPGAs by 
varying the number of pipeline stages and detecting the 
power difference. Still, as they measure the total board 
consumption, they are not able to isolate the dynamic con-
sumption of the FPGA in order to guide other architectural 
decisions, apart from the number of pipeline stages. 
Cycle-by-cycle energy measurement in FPGAs is pre-
sented in [8]. The measurement is based on switched ca-
pacitors, which allow determining the static and dynamic 
energy per cycle. Additionally, the authors compute the 
average power valué and report high overestimation er-
rors when these valúes are compared to XPower estimates. 
Still, the logic and interconnect power components cannot 
be separated from the whole FPGA core consumption. 
Some accurate measurement methods have been pro-
posed for microprocessor systems [1], [2], [3]. A current 
mirror circuit with bipolar transistors is used for measur-
ing instantaneous current drawn by the processor in [2], [3]. 
The technology is primarily applied to small microproces-
sors. The work in [1] presents mathematical criteria to 
keep the measurement uncertainty associated to software-
related current drain measurements below a given target 
valué. The results point out that the accuracy of the mea-
surements can be improved by choosing an integration time 
much longer than the waveform period. 
Unlike any other reported previous work, the work pre-
sented here is used for sepárate validation of different 
power groups in FPGA high-level power estimation mod-
els. The measurement methodology is used to determine 
the average dynamic power valué. It separates the inter-
connect power from the rest of the dynamic power by using 
a methodology similar to [6], [9], and also the logic power 
from the other power components by loading the input 
vectors from other board, as in [7], [11], 
III. MEASUREMENT METHODOLOGY 
Due to different load capacitance characteristics of inter-
connections and logic, their power estimation is achieved 
through different models [12], [13], [14]. Consequently 
the models need to be characterized separately so sep-
árate logic and interconnect measured power valúes are 
required. The chips are enclosed and the power supply 
of different design elements cannot be accessed separately. 
Henee, the total power of the chip has to be measured and 
then, the different power components can be separated by 
carefully designing the circuits to be measured and by post-
processing the results afterwards. 
Three steps are used to sepárate the power groups: 
• The static and the clock power are obtained through 
measurements with different input vector sets. 
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• The interconnect power is obtained after computing 
the effective wire capacitances through power mea-
surements. The measurements are performed for cir-
cuits specially designed for this purpose. 
• The logic power is obtained by substracting the other 
three power components from the total power. 
The complete methodology is presented in Fig. 1. In the 
following, each of the steps is described in more detail. 
A. Power measurements 
The circuits used in our measurements contain multiplier 
or adder components. The components are replicated be-
tween one and four times on the board, as to improve the 
accuracy of the measurements. Henee, each design consists 
of several identical modules and the lines that connect the 
module's pins to the I/O pins (see Fig. 2). This facilitates 
the separation of power components as it is explained later. 
First, we measure the static power of the designs when 
no input vectors and no clock signal is injected to the 
board. It is known that the static power varies with the 
state of logic signáis during design operation, and also with 
the way a design utilizes the FPGA hardware. The activity 
of the logic signáis increases the chip temperature, which 
in turn, increases the static power as well. However, the 
designs we have used are extremely small, so it is assumed 
that the static power increase would be negligible. 
Second, we measure the clock power together with the 
static power when the design is stimulated only with the 
clock signal, while the inputs are set to '0'. As the circuits 
contain only synchronized combinatorial logic without any 
feedback loops, it can be considered that there is no tog-
gling on logic signáis when all the inputs are set to '0'. 
Henee, the clock power is also measured properly. 
Finally, we measure the total power of the design by 
performing various measurements for sets of 10000 input 
signal vectors with gaussian distributions and different au-
tocorrelation coefficients. The power of the clock circuitry 
together with the static power is subtracted from the total 
power, as to isolate the dynamic power of the logic and the 
Ínterconneets for each input stimuli set. 
In order to conñrm the assumption that the static power 
is measured properly, we have repeated the three above 
mentioned steps at two different frequencies (50MHz and 
100MHz) for several of the most power-consuming designs 
in the set (containing multipliers implemented in LUTs). 
Indeed, after substracting the static power from the total 
design power, the relationship between the two isolated 
dynamic power valúes for each design corresponded to the 
relationship between these two frequencies (i.e. two). 
The next step in the measurement procedure includes 
the separation of the power of a component from the power 
of the global routing. This is done by ñrst, eliminating the 
logic power, and then, computing the effective capacitances 
of all the global routing resources through measurements. 
First, we repeat the set of measurements (1 - 3 in Fig. 1) 
for two different positions of the modules on the chip: one 
where the modules are placed very cióse to the I/O pins, 
and the other where they are placed far from them (see 
Fig. 2). We use área constraints in order to accomplish the 
wanted module positions. By subtracting the two valúes 
obtained for the dynamic power consumption in the two 
positions, we are able to obtain the valué of the power 
consumption of the interconnect difference between them. 
It is important to note that the modules considered here 
have registered inputs and outputs. Inserting registers at 
the inputs and outputs is necessary in order to eliminate 
the glitching that might occur inside the module due to 
the different paths from the I/O pins. Thus, we ensure 
that, as a result of the subtraction, the module power is 
completely cancelled. 
B. Wire capacitance extraction 
In commercial FPGAs, routing is accomplished through 
a hierarchy of segmented routing resources in order to 
achieve high speed. The most power consuming are the 
long lines, followed by the hex and double lines, while the 
least consuming are the single lines [9], [15], [16]. 
We model the effective capacitance of each resource 
(long, hex, double and single) as the capacitance of the 
routing wire together with the programmable switch that 
drives the wire, as in [6]. In the continuation, the num-
ber of hex, long, double and single wires used for routing 
of each interconnect i that goes from or to IO pins in the 
design is marked as nhi, n¡¿, n,¡i and ns¿. 
As the inputs and outputs are registered, there is no 
glitching in the wires that connect I/O pins with the in-
puts/outputs of the modules. So we are able to obtain the 
switching activities, sw¿, of the routing wires from simple 
data flow graph simulations. The valué of the switching 
activity for each interconnect is then multiplied by the cor-
responding number of each wire type used for its routing. 
According to (1), we need four parameters in order to 
calcúlate the power of the ínterconnects. Two of them are 
known, as the power supply has a valué of 1.5V for Virtex-
II Pro devices, and the clock frequency is ñxed to the valué 
used in our measurements (50MHz or 100MHz). 
As mentioned before, by substracting the obtained dy-
namic power for two different module positions, we elimí-
nate the logic power and obtain the interconnect power dif-
ference. By using equation (1), we can express the power 
difference of a design in the two measured positions as: 
Pi-P2 = vh -f-(ch. / 1 +E+°[K¿ - ni) * SWi] 
h+h+o 
+d- E [(ni - rífi) * SWÍ] 
i=1
 (2) 
+Cd- E [{nídi-n2di)*swi} 
h+h+o 
+Cs- E [(nli-n^^Wi]) 
¿=i 
where P\ and P2 are the measured dynamic power valúes 
of the design with the modules in the positions far from 
and near to the I/O pins respectively, Ch, C¡, C¡¡, Cs are 
the variables representing the effective capacitance of the 
hex, long, double and single wires respectively, I\, I2 are 
the word-lengths of the two input operands and O is the 
word-length of the output. The design position is identiñed 
through superscripts 1 (far) and 2 (near). We have two 
sets of unknown variables: the number of different wire 
types used for routing each interconnect in the design {rihi, 
nu, ridi, nSi) and the effective wire capacitances (Ch, C¡, 
C¡¡, Cs). The ñrst set is obtained by extracting routing 
information from the design ñles. In particular, we use 
MARWEL, C + + tool specially designed for this purpose. 
It is described in more detail in the next section. Then, 
a multivariable regression over a number of measurements 
for modules with various operand word-lengths is applied, 
as to obtain the effective capacitance for all types of wires. 
Once we have these valúes, we can obtain the power 
consumption of any interconnect by using the information 
about the number of different wire types used for its rout-
ing. Henee, the power of a single interconnect is: 
P = V¡d-í-sw (nh •Ch + nl-Cl+nd-Cd + na- Cs) (3) 
Finally, the total interconnect power is obtained by sum-
ming the power of all global Ínter connects in the design. 
C. Logic and Input buffer power 
Input buffers are also power supplied by the FPGA core 
voltage. Henee, the remaining power obtained by sub-
stracting the interconnect power from the design dynamic 
power contains two power components: the module power 
and the input buffer power. In order to obtain the mod-
ule power, we need to compute the effective capacitance of 
the input buffers as well. This capacitance is computed by 
measuring the power of two designs: one containing three 
multipliers implemented in LUTs, and the other contain-
ing only one multiplier implemented in LUTs. First, we 
substract the corresponding interconnect power from each 
of the designs. Thus, we obtain the following logic power 
valúes: 
*log,l — ¿ * *mult ~T~ ¿íri-buf 
*log,2 imult \ ¿iri-buf 
(4) 
(5) 
where Piog,i and Piog,2 are the logic power valúes of the 
first and the second design, respectively, Pmuit is the logic 
power of the multiplier and Pmjmf is the power of the 
input buffers. From these two equations we are able to ex-
tract the power of the input buffers. The effective capaci-
tance of a single input buffer is then obtained by dividing 
Pinjbuf by the sum of the switching activities of the inputs, 
the square of the power supply and the design frequency: 
C ?^: 
P 
in_buf 
in_buf 
v2 
vdd 
f 
Nm_bu¡ 
E swjirii 
¿ = 1 
(6) 
where Ninj,uf is the total number of inputs, and swJrii is 
the switching activity of the í-th input. As a result, the 
measured effective capacitance of a single input buffer is 
found to be 3.52 pF for Virtex II Pro devices. 
The module power can now be easily obtained by sub-
stracting the interconnect power and the power of the input 
buffers from the total dynamic power of the design. 
IV. MEASUREMENT IMPLEMENTATION 
A. Measurement setup 
The measurement setup is presented in Fig. 3a. The 
development of the measurement setup was inspired by 
the work presented in [7] and was also partially described 
in [13]. The system contains two FPGA boards: a XUP 
board from Xilinx and a Stratix DSP Development board 
from Altera (see Fig. 3a). The board from Altera is used 
for loading the simulation vectors to the XUP board. The 
XUP board serves for measuring the power of a speciñe 
design. As the power supplies for the core, I/O pins and 
auxiliary power supply are separated on the XUP board, 
we measure directly only the core power of the FPGA. 
The 1.5V power supply for the core voltage is provided by 
a synchronous buck-switching regulator connected to the 
4.5V-5.5V external power input [17]. A simpliñed diagram 
is provided in Fig. 3b. 
We use a resistance at the entrance of the core power 
supply to the chip, and for each test design, we measure 
the voltage over this resistor. This enables us to calcúlate 
the current provided by the supply. The resistance valué is 
chosen so as to ensure the correct functionality of the power 
supply regulator on the XUP board as it is explained next. 
The 1.5V power supply for the core voltage is created 
by the synchronous buck-switching regulator. The regula-
tor has a feedback loop in order to maintain a ñxed valué 
of the output voltage. The feedback controlling input to 
the regulator is taken directly from the core power supply 
pin on the XC2VP30 device and is marked as point B in 
Fig. 3a. 
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This connection is integrated on the XUP board and is 
marked with a thicker line in Fig. 3a. Therefore, the volt-
age at the input of the chip, VB, is maintained at 1.5V 
meaning tha t the functionality of the chip itself is guaran-
teed. As feedback is obtained through point B in Fig. 3a. 
the voltage valué at the output of the regulator (marked 
as A in both figures) has the valué: 
VA = VB+R*i (7) 
The regulator is buck-switching, so it is important to 
avoid the saturat ion of the internal coil of the regulator. 
The saturat ion will occur when the average voltage valué 
at the output of the buck converter exceeds the valué of 
the average voltage on the other coil end [18] (marked as 
D). The average voltage valué at point D equals to: 
Vr, d* Vi, (8) 
where d is the duty cycle of the buck converter. Conse-
quently, the saturat ion of the coil will not occur as long 
as voltage VA is smaller or equal to the máximum voltage 
VD- From equations (7) and (8), we obtain the condition 
that has to be fulfilled: 
VB + R * i < dr¡ •V., (9) 
Since the valué dmax is not provided in the regulator's 
data sheet, we have obtained it experimentally and it 
equals to 0.5. Therefore, we obtained tha t the average 
voltage over resistance VD — VA should not surpass the 
valué of IV. We have measured power using several dif-
ferent resistance valúes, s tart ing from 1 ohm, in order to 
find the largest one tha t would fulfill the condition of the 
máximum voltage valué. The circuits used in our mea-
surements contained only one to four multiplier or adder 
components as the number of their replications was limited 
by the number of available I / O pins on the Xilinx board. 
The modules had operand sizes smaller than 17 bits (lim-
itation due to the connection of the boards), connected 
directly to the I / O pins. Thus, their power consumption 
was always small enough to allow a 10 ohms resistance 
valué. For larger designs, this valué should be reduced in 
order to satisfy (9). 
The voltage over the resistance is measured by using a 
differential probé Tektronix P6248. In order to account 
for the inherent probé offset we measure both, the volt-
age between A and B (VA^B) and the voltage between B 
and A (VB^A)- The measured valué for each probé po-
sition is the average of 750.000 voltage valúes recorded in 
the oscilloscope (75 valúes for each of the 10000 loaded 
input vector pairs). The final voltage valué is obtained as 
the mean of absolute voltage valúes: ( |VA->B I + | V B - > A | ) / 2 . 
An additional signal is generated on the Altera board that 
indicates the beginning and the end of the loaded input 
vector sequence. The power is then obtained as the prod-
uct of the power supply voltage and the average current 
going through the resistance. 
As the designs are stimulated externally from the Altera 
board, they do not contain extra blocks like memory ar-
rays, control logic etc., tha t would contribute to the total 
power. As a result, it is much easier to sepárate the module 
power from the global interconnect power. 
B. Measurement uncertainty 
First, we consider the systematic error due to the resis-
tance tolerance. The tolerance of the resistance is ± 5 % . 
The real valué, which is measured by using an Agilent 
multimeter 34410A, is 9.84 ohms. So we apply the cor-
responding correction factor according to the Guide to the 
Uncertainty in Measurements [19]. 
Next, we analyze the measurement uncertainty, by us-
ing the methodology presented in [1]. The s tandard uncer-
tainty can be computed as: 
u = \ u T i " ÍT2 (10) 
where UT\ is type A s tandard uncertainty tha t is evaluated 
from a statistics of N uncorrelated measurements, and UTI 
is type B s tandard uncertainty tha t is mainly due to the 
instrumental contributions and can be evaluated from in-
strumentation specifications. Type A uncertainty can be 
further divided into two independent contributions: the 
lack of coherence in sampling the voltage waveform and 
the superimposed wideband noise. 
We will make the uncertainty analysis for the total mea-
sured power of a 16 x 16 adder. The overall uncertainty 
has to be smaller than a threshold u¡¡. As a rule of thumb, 
it is recommended to take the valué higher than UBM, 
which represents the máximum type B s tandard uncer-
tainty associated with a certain range of the oscilloscope [1] 
(in this case 1.5%). The following condition tha t is used 
to analyze the measurement uncertainty for the periodic 
current signal in [1], will also be used here: 
u
2< 
rr
1
 T 
"a f1P\2 
8NyTn' N-B-Tn 3M 
<< (11) 
where Tp was the period of the current signal, and Ta was 
the time interval of the oscilloscope. As we measure the 
voltage when 10000 different vectors are applied to the 
modules inputs, Tp in our case corresponds to the total 
time durat ion of 10000 input vectors. On the other hand, 
since this time also corresponds to the time interval of the 
oscilloscope during which we record measured voltage val-
úes, it can be considered tha t Tn T„. The chosen fre-
quency for the design is 50MHz, so T0 = A ? = 0.2ms 
Furthermore, we consider the worst case for the number of 
measurements and set the valué N to one. The two-side 
equivalent noise bandwidth of the instrument is marked 
with B and is approximately twice the bandwidth reported 
in the instrument's speciñcations. The bandwidth of the 
differential probé is 400 MHz, resulting in B « 800MHz. 
The lack of coherence in sampling the voltage waveform 
which occurs whenever the starting measure time of the 
oscilloscope is not synchronized with the beginning of the 
waveform is represented as the variance aa. We have re-
peated ñve different measurements, and they resulted in 
aa = 3.65 • 10~4. We can see that this variation is very 
small. This is due to a speciñc signal that marks the be-
ginning and the end of the input sequence and to the fact 
that the measurements are processed afterwards by soft-
ware. Henee, only the measured voltage valúes after the 
rise and before the fall edge of the speciñc signal are ac-
counted for. Consequently, the measurement time interval 
is synchronized with this signal, meaning that the sampling 
of the voltage waveform is coherent for each repeated mea-
surement. As a result, the uncertainty due to this effect is 
driven to its minimum. 
The wideband noise superimposed on the voltage valúes 
is represented as variance ar. It is assumed to have Gaus-
sian distribution and thus, it is usually obtained as a 1/6 
part of the peak-to-peak amplitude of the measured sig-
nal. As we measure the voltage over the resistance twice, 
one for the positive polarity of the voltage and the other 
for its inverse polarity, for each recorded voltage point i 
we compute the average absolute valué of these two volt-
ages, avi. Then, the peak-to-peak amplitude rpp is equal 
to max(avi) — min(avi) which leads to ar = 0.0424. 
By using inequality (11) we obtain that the measure-
ment uncertainty equals to 1.5% and is completely deter-
mined by the last term representing the instrument uncer-
tainty. The ñrst two terms are several of orders of magni-
tude smaller and can be neglected. 
C. MARWEL tool 
MARWEL (Measurement of ARchitectural WirE 
Lengths) is a C + + tool designed to extract the exact num-
ber and type of the wires used for design interconnections. 
After placement and routing of a design, the Xilinx synthe-
sis tool ISE creates a native circuit description ñle (.ncd) 
which represents the physical circuit description of the in-
put design [4]. XDL ñle is the text versión of the placed 
and routed circuit description (.ncd) and is created by the 
Xilinx Design Language (XDL) tool. First, we will give an 
overview of the .xdl ñle structure, as this information is 
essential for MARWEL. Then, the structure of MARWEL 
will be described. 
The .xdl ñle is obtained through the ncd2xdl command 
of the Xilinx ISE framework. It consists of two parts. In 
the ñrst part, there is a list of all the design instances to-
gether with their conñguration and location on the FPGA 
board. Instances belong to one of the following groups: 
logic blocks, I/O pins, DCMs, and multiplexers, and their 
description begins with the word "inst" (see Fig. 4). 
Instance 
ñame 
Logic 
or l /O 
Instance CLB 
position 
Instance slice 
position 
L^m/N147_9" "SLICE",placed R42C41 SLICE_X81Y77. 
cfg " BXINV::#OFF BXOUTUSED::#OFF BYINV::#OFF 
BYINVOUTUSED::#OFFBYOUTUSED::#OFF... 
Fig. 4: XDL ñle syntax: part I 
Line number 
Net ñame 
Net end 
Net beginning 
Switch matrix 
CLB 
position 
Wire 
description 
-(neyoperand1<1>" 
•<mpirr)"m/N214" BX , 
K6ütpfr|>"¡nput1<1>" IQ1 
»(§g)RIOIR38 l_Q10/> OMUX5 , 
pip R39C46 CjViyXLSWS -> S6BEG9 , 
5¡P3|Í5C4^6fÑD9 -> W2BEG8 , 
pip BRAMR44C8 W2END_N8 -> W2BEG0 , 
Fig. 5: XDL ñle syntax: part II 
The basic instance description is followed by its conñgu-
ration details. Since MARWEL uses only the ñrst line of 
each instance description, most of the conñguration data 
is irrelevant for the extraction of design routing properties. 
The second part of the XDL ñle contains a list of all the 
nets in the design. An example of a net's description is 
given in Fig. 5. A net always begins with the word "net", 
followed by the net's ñame. Next, the ñame of the pin 
where the net begins and the ñames of the pins where it 
ends are listed. These ñames correspond to some of the 
instance ñames given in the ñrst part of the .xdl ñle. 
The identiñer "pip" is used to describe a connection in-
side a switch matrix. It is followed by the position of the 
switch matrix. Finally, a description of the wires that are 
connected inside that particular matrix is provided. The 
positions of the switch matrices as well as the wire descrip-
tion are essential information for extracting design routing 
properties. Henee, we give a more detailed explanation. 
An FPGA is an array of Conñgurable Logic Blocks 
(CLBs), where each CLB position is deñned by its row and 
column numbers. For example, the CLB position marked 
in Fig. 5, begins with the letter R, followed by a number 
which represents the row coordínate. A similar notation is 
used to express the column coordínate. 
The four types of global wires are described as follows: 
• Direct line: it starts with a notation OMUX which is 
then followed by a track number and/or a direction. 
For example, line 4 in Fig. 5 marks the beginning of 
the direct line in track 5, and in line 5 this direct line 
ends with a direction south-west (SW). 
• Double line: it starts with a direction, followed by a 
number 2 (for double), the abbreviation BEG (begin), 
MID (middle), END (end) which mark the current 
wire part, and a track number. For example, the end 
of line 6 in Fig. 5 marks the beginning of a double line 
in track 8 that has a direction towards west (W). 
• Hex line: it has the same notation as the double line, 
except for the number 6 after the direction. 
• Long line: there are two notations for a long line: LV 
for vertical or LH for horizontal direction. 
MARWEL represents nets as graphs, where nodes corre-
spond to CLBs and edges correspond to wires connecting 
two CLBs. Functions provided in the Graph Témplate Li-
brary [20] are used in order to describe the design nets 
as graphs. This facilitates the circuit description and the 
search algorithms applied in order to ñnd the speciñc de-
sign information. 
MARWEL operates in three stages. First, it parses the 
first part of the .xdl ñle and gathers the information about 
the ñames and the positions of the logic and I/O pins of 
the design. It separates the list containing all I/O pins 
from the list that contains logic blocks. This is necessary 
for the purpose of the work presented here, since we need 
to identify the connections that go to or from I/O pins 
separately from the local connections between the CLBs 
inside an arithmetic component. 
Second, each net is transformed into a graph where 
nodes represent switch matrices and edges represent wires. 
There is no available published documentation on the XDL 
tool, so this task is extremely difficult. Failing to identify 
only one connection, leads to an unñnished graph, as each 
wire has a single particular predecessor. 
Finally, the third stage applies a large number of func-
tions designed for user purposes, including: 
• Net functions: for each net there are functions that 
can compute the total number of all wires, hex wires, 
double wires, direct wires, long wires, local wires in-
side a CLB, and identify the switch matrices used for 
the routing of a net. 
• Path ñnder functions: these functions can ñnd how 
many routing resources and of which type have been 
used for routing a part of a multi-terminal net between 
two speciñed logic blocks, as well as between a logic 
block and an I/O pin. 
• Clock functions: a clock net is routed via special-
purpose wires, so some special functions are included 
for analysing the routing properties of these nets. 
V. EXPERIMENTAL RESULTS 
A. Effective wire capacitances 
In this section, ñrst we give the valúes obtained for the 
wire capacitances. They are followed by the errors ob-
tained when the measured power difference is compared to 
the estimated interconnect power difference. Interconnect 
power difference is computed by using wire capacitance 
valúes and the information obtained from MARWEL. 
In order to ensure correct valúes, some measurements 
were repeated several times under different temperature 
conditions in the laboratory. The static power changed as 
a function of the alteration of the temperature. 
The experiments were performed on four different size 
multipliers implemented in LUTs, four different size em-
bedded multipliers and ñve different size adders with 
operand sizes of 8, 12 and 16 bits. The module input sig-
náis had a zero-mean gaussian distribution with autocorre-
lation coefficients that varied between 0 and 0.9995. The 
characterization set used for the multivariable regression 
considered the power valúes corresponding to the input 
signáis with autocorrelation coefficient equal to 0 (i.e. sw-
Table I: Effective capacitances for different wire types. 
Wire type 
Capacitance per 
unit-length [fF] 
Long 
182.2 
Hex 
88.1 
Double 
73.2 
Direct 
RdO 
Table II: Error for the interconnect power computed with 
the effective capacitance valúes. 
Module 
types 
multl6xl6 
multl2xl2 
mult8x8 
multl2x8 
embl2xl2 
embl6xl2 
embl6x8 
embl2x8 
addl6xl6 
addl2xl2 
add8x8 
addl6x8 
addl2x8 
Error 
p = 0 
4.23 
9.75 
-1.04 
-3.66 
7.61 
15.95 
-6.86 
-2.45 
-2.02 
3.16 
6.67 
4.93 
-4.87 
,3 = 0.5 
-6.05 
6.16 
-0.34 
-9.41 
-3.34 
10.06 
-6.44 
-12.65 
1.01 
-0.24 
5.42 
4.75 
-3.21 
,3 = 0.9 
10.56 
11.10 
-0.63 
-4.18 
-4.42 
7.4 
-1.4 
-0.16 
1.38 
3.66 
0.96 
5.33 
2.85 
%] 
,3 = 0.99 
-2.01 
1.61 
-11.72 
-11.13 
-12.48 
6.99 
-6.95 
-7.96 
-0.06 
-7.01 
2.23 
3.46 
2.82 
p = 0.9995 
-0.81 
6.05 
-1.81 
-8.92 
-9.19 
6.41 
-6.62 
-4.63 
-2.67 
-2.01 
11.23 
10.96 
4.63 
itching activity of 0.5), as they provided the largest con-
sumption and thus, the best accuracy. Additionally, we 
have also used the power valué of the 16 x 16 multiplier 
and the 16 x 16 adder with autocorrelation coefficients of 
0.5, 0.9 and 0.99 as they are the largest components used 
for the measurements, and thus, have the largest consump-
tion. Although an adder consumes less power than a mul-
tiplier, we have replicated each adder core three times in 
order to improve the measurement precisión. 
The measured capacitance valúes for the different wire 
types are given in Table I. These valúes correspond to 
the capacitances spanning the distance between two neigh-
bouring CLBs. The total wire capacitance for each wire 
type is obtained when the corresponding capacitance per 
unit-length is multiplied by the number of wire segments. 
However, the presented capacitance model does not take 
into account wire parasitics. For example, the number 
of possible connections between different lines inside the 
switch matrix is quite limited. Henee, many interconnec-
tions pass through múltiple switches of the same switch 
matrix before reaching the connection towards the desired 
line. As a result, the wire capacitance increases. In order 
to evalúate the impact of wire parasitics, we obtain two val-
úes for each module and each autocorrelation coefficient: 
SP, that corresponds to the power difference between the 
module positions 1 and 2, in the left-hand side of equation 
(2), and Pcap, that corresponds to the right-hand side of 
the same equation, computed from the obtained effective 
capacitance valúes. Table II shows the relative errors when 
the computed Pcap is compared to the measured SP. 
It can be observed that the resulting discrepaney is 
5.36% on average and always smaller than 15.95%. Thus, 
it is conñrmed that capacitance model is accurate enough 
to be used for purposes of validation and characterization 
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Fig. 6: Estimation flow 
of high-level power estimation models. We are only able 
to compare these results to the work in [6], as they use a 
similar methodology for obtaining the wire capacitances. 
The mean error reported in their work is around 12%, with 
máximum error of 27%. However, these errors refer to the 
low-level estimation of the whole design power, while we 
focus only on the Ínterconnection error. 
B. Estimation flow 
The following example (see Fig. 6) demonstrates how to 
use the measurement system for veriñcation and calibra-
tion of high-level estimation models. 
Suppose that we have high-level logic power estimation 
models that we want to calibrate ñrst, and then to test 
their accuracy. High-level logic models can be represented 
as Piog = f(KSet,Vset), where Kset are the constant coeffi-
cients that are obtained through the calibration and stand 
beside the variables in Vset. The variables in Vset can be 
input signal statistics, operand's word-lengths, clock fre-
quency, etc. First, we choose a set of variable valúes that 
are to be used for model calibration (for example, input 
signáis with p=0, operand word-lengths of 16 bits and 
a frequency of 50Mhz). We genérate the corresponding 
input signal ñle that will be loaded to the Altera board 
which will stimulate the designs implemented in the XUP 
board. Then, we design the circuit at the RTL level by us-
ing VHDL. After that, the circuit is implemented by using 
ISE, Xilinx synthesis software. 
Next, there are two sepárate steps we have to take. On 
the one hand, we load the design to the board and mea-
sure the clock power together with the static power and 
the total power of the design as described in Section III. 
On the other hand, we genérate the XDL ñle from the de-
scription of the implemented design, and apply MARWEL 
to extract the number of hex, double, direct and long lines 
used for routing the design. With this information and the 
wire capacitances given in Table I, we apply equation (3) in 
order to compute the design Ínterconnect power. Finally 
we substract the static, clock and interconnect power from 
the total design power and thus, obtain the measured logic 
power. The whole process is repeated as many times as dif-
ferent combinations of input variable valúes are considered 
in the characterization set. With the obtained measured 
valúes of logic power, we use the multivariable regression 
in order to obtain coemcients in Kset. At this point, the 
Design 
description 
.vhd 
Synthesis 
Translation 
Mapping 
Place and Route 
f.ncd) Modelsim 
XPower ( .ved ) 
Fig. 7: XPower design flow 
models are calibrated, and we can use them for any other 
valúes of variables belonging to Vset. 
In order to test the accuracy of the models, we choose 
some variables that have not been used in the character-
ization set and we repeat the measurement procedure for 
these valúes. At the same time, we also apply them to the 
power models, so we can compare each high-level power es-
tímate with the measured logic power. The same method-
ology can be used for other power models developed at any 
level of abstraction (RTL, gate, transistor, etc.) where the 
variables in Vset may differ from the ones we used in this 
example (such as the number of LUTs, registers, etc.). 
Without this methodology, the calibration of the logic 
power models based on on-board measurements is not pos-
sible. Thus, the most common approach in the literature 
is to avoid using estimation models. Instead, the rela-
tive difference in total power after applying optimization 
techniques is detected and the optimization step is dis-
carded or adopted accordingly. However, the drawback 
of this approach lies in the fact that the part of the de-
sign that has caused the power increase/decrease cannot 
be identiñed. It remains unclear whether this power vari-
ation should be contributed to logic, interconnect or clock 
power. When the methodology presented here is used, the 
optimization techniques can easily localize the hot spots in 
the circuit and guide the optimization process as to reduce 
their power. 
C. Measurements vs. low-level estimations 
In the following, we analyze the accuracy of a low-level 
estimation tool. In particular, we use XPower, a Xilinx 
low-level tool, for comparison. XPower allows a user to 
analyze the total dynamic power, and the power per-net, 
of routed, partially routed or unrouted designs. 
The typical XPower design flow is given in Fig. 7. First, 
a gate-level timing simulation of the placed-and-routed de-
sign is run, and as a result, a VCD ñle is obtained. The 
VCD ñle contains detailed information on the toggling 
rates and frequencies of all the signáis in the design, and it 
is used as the input simulation ñle for XPower. The output 
file of the tool is a power report. The report option that 
provides the most detailed information on design power is 
the "Advanced" report, and we have always used this op-
tion in our experiments. Information about the power of 
each individual element in the design is listed and sorted 
by type into the following four groups: 
1) The power of the clock tree including both, the power 
of clock nets and the power of all clock buffers, except the 
input clock buffer (Clock power group). 
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Fig. 8: Design positions for DSP\ 
2) The power of logic considering only the power inside 
CLBs and embedded blocks (Logic power group). 
3) The power of signáis including both, local connections 
inside a component, like the connections between the CLBs 
that form a component, and global connections used be-
tween I / O pins and component input and output registers 
(Signáis power group). 
4) The power of input buffers (Inputs power group). 
The evaluation set consists of three DSP designs that 
implement the following arithmetic expressions: 
DSPi = {x\xi + 1)3:3X4 + (256xi + X2) 
DSP2 = (X2X3)X2 + (xi + X3)X2 
DSP3 = ((#i + x 2 ) ( x 3 + x 4 ) + X!X2)x2(x3 + x4) 
(12) 
Furthermore, four different placements for design DSP\ 
are also considered (see Fig. 8). The ñrst placement (po-
sition 1) is achieved without using any área constraints. 
For the position 2, the relative positions of the modules 
are kept as in the ñrst placement, but all the modules are 
placed far from the I / O pins. In position 3, a bounding box 
with the size of a quarter of the F P G A surface is applied 
as an área constraint, and it is placed on the opposite side 
of the pins. In position 4, an área constraint for only one 
of the multipliers is created by placing it far from the I /O 
pins and the rest of the design. 
Evaluating power in four different positions also enabled 
us to conñrm tha t the interconnect power valúes computed 
using MARWEL and the effective capacitances could serve 
as a fair substi tute for direct power measurements. After 
measuring the dynamic power consumption of the design in 
the four positions, we substracted the computed intercon-
nect power from the measured dynamic power for each de-
sign position. The results, which represent the logic power, 
should be the same in all four positions. Indeed, the máx-
imum relative difference between these logic power valúes 
was found to be 2.05%. 
We have also tested some larger benchmarks (approx. 10 
times larger than DSP\). However, the frequency of these 
designs was lowered (16MHz, 20MHz) in order to avoid the 
increase in the static power, and smaller resistance valúes 
(4.7ohms, 8.2ohms) were chosen so as to satisfy (9). The 
accuracy of these measurements was conñrmed to be the 
same as the accuracy reported in Section IV-B. However, 
a) 
Logic 77% 
Input buffers 4% 
Connections 6% 
Clock 2% 
Input buffers < 1 % 
Connections 4% 
b) 
Logic 67% 
Logic 93% 
Clock 12% 
Input buffers 4% 
Connections 17% 
Clock 2% 
Input buffers < 1 % 
^Connections 7% 
Logic 91% 
Measurements XPower 
Fig. 9: Power distribution for DSP\ design in a) position 
1, and b) position 2 
since we have used different measurement parameters, the 
results have not been included here. 
In order to understand better the error distribution 
among different power groups provided by XPower, we 
present a power distribution pie charts for both, measure-
ments and XPower, in Fig. 9. Fig. 9a corresponds to the 
power distribution of the benchmark DSP\ when it is lo-
cated in position 1 (i.e. near the I / O pins), while Fig. 9b 
corresponds to the power distribution of the same bench-
mark located in position 2 (i.e. far from the I / O pins). 
It can be seen tha t in all cases the percentage of a power 
group obtained from the measurements compared to the 
percentage of the same power group obtained from XPower 
does not match in any of the design positions. Further-
more, XPower fails to account properly for the signiñcant 
increase in the interconnection power when placing the de-
sign further away from the pins. 
In both cases, the dominant power component is the 
logic power. This is in contrast with the expected intercon-
nect power dominance reported in [9]. The reason for this 
is tha t the main goal of the designs used here is to achieve 
the highest measurement precisión as to obtain accurate 
effective capacitance valúes. Small da ta-pa th oriented de-
signs result to be ideal candidates for this purpose, as well 
as the use of multipliers implemented in LUTs which con-
sume a lot of power (approx. 3-4 times more than embed-
ded multipliers). Additionally, there is no congestión in 
the interconnections between the components due to the 
size of the designs, whereas the benchmarks used in [9] are 
designed to ñt the whole F P G A . High resource occupancy 
in F P G A s leads to a signiñcant increase in the intercon-
nection length and a dominance of the interconnect power. 
Fig. 10 represents the error distribution for XPower es-
timates of the design dynamic power once the static power 
has been substracted from the total design power. In 
the right column we give the errors for each of the pre-
sented power components separately: logic, interconnect 
and clock. The results are given for four different autocor-
relation coefficients in order to see the impact of different 
amounts of glitching generated in logic on the power esti-
Fig. 10: Error distribution for XPower considering total, 
logic, interconnect and clock power 
mates. We have omitted the input buffer error, as the 
XPower error was found to be negligible (approx. 3.5%). 
It can be seen that XPower has large overestimates (over 
300%) for all power components except for the clock power. 
Furthermore, the interconnect power errors tend to de-
crease for longer interconnection lengths. For example, 
when considering the DSP\ test design in positions 2 and 
3 (modules far from I/O pins), the errors drop drastically 
from 200%, obtained in position 1, to below 50%. It seems 
that XPower tends to overestimate particularly the con-
sumption in the short connections. 
We believe that the large errors of XPower are due to 
the fact that the reported static power is a constant for 
the Virtex II Pro device, and that the tool is calibrated 
to estimate the power of large designs. The power valúes 
for interconnects are greater than their real valúes in or-
der to compénsate for the increase in static power due to 
the higher temperature generated by the activity in large 
designs. Indeed, the results in [21] demónstrate that the 
XPower errors are below 30% for larger benchmarks imple-
mented on the same platform. Consequently, it seems that 
low-level tools are suitable for coarse architecture optimiza-
tion (order of watts), but they are not suitable for power 
model validation. A methodology based on on-board mea-
surements should be used instead. 
VI. CONCLUSIÓN 
In this work we have presented a measurement system 
aimed at measuring sepárate valúes of static, clock, inter-
connect and logic power in FPGAs. For this purpose, we 
have used two FPGA boards, one for measuring power and 
the other for loading the input vectors into the ñrst one. A 
tool in C + + has been developed for extracting the lengths 
of the different wire types used for routing the design. This 
has allowed for the separation of interconnect power from 
the rest of the dynamic power. Static and clock power 
have been obtained from power measurements in different 
scenarios. The results show that the system is capable of 
obtaining accurate power valúes that can be further used 
for calibration and validation of power estimation models. 
Additionally, we have explored the accuracy of XPower. 
According to the results, XPower provides large overesti-
mates. This could be due to the small size of the designs 
used in the experiments, as XPower has to compénsate for 
the assumption that the static power does not vary with 
the activity of the design, and it tends to overestimate all 
the other dynamic power components. 
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